		Application/Control No. 09/834,342	Applicant(s)/Patent Under Reexamination LAHIRI ET AL.		
Notice of References Cited		Examiner Fred Ferris	Art Unit 2128	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,263,302 B1	07-2001	Hellestrand et al.	703/17
*	B	US-5,940,618 A	08-1999	Blandy et al.	717/128
*	C	US-6,301,641 B1	10-2001	Verhoeven et al.	711/118
*	D	US-5,910,900 A	06-1999	Mangelsdorf, Steven T.	703/6
	E	US-6,096,089 A	08-2000	Kageshima, Atsushi	703/18
	F	US-5,845,106 A	12-1998	Stapleton, Warren G.	703/21
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	"Trace-Driven Memory Simulation: A Survey", R.A. Uhlig et al, ACM Computing Surveys, Vol. 29, No. 2, June 1997
*	V	"Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems", S. Abraham et al, Hewlett-Packard # HPL-1999-132, October 1999
*	W	"Active Memory: A New Abstraction for Memory system Simulation", A.R. Lebeck et al, ACM Transactions on Modeling and Computer Simulation, Vol. 7, No. 1, January 1997
*	X	"Retargetable Cache Simulation Using High Level Processor Models", R. Ravindran et al, IEEE 0-7695-0954-1/01, IEEE January 2001

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.